国产bbaaaaa片,成年美女黄网站色视频免费,成年黄大片,а天堂中文最新一区二区三区,成人精品视频一区二区三区尤物

首頁> 外文學(xué)位 >CDP: A multithreaded implementation of a network communication protocol on the Cyclops-64 multithreaded architecture.
【24h】

CDP: A multithreaded implementation of a network communication protocol on the Cyclops-64 multithreaded architecture.

機(jī)譯:CDP:Cyclops-64多線程體系結(jié)構(gòu)上網(wǎng)絡(luò)通信協(xié)議的多線程實(shí)現(xiàn)。

獲取原文
獲取原文并翻譯 | 示例

摘要

A trend of emerging large-scale multi-core chip design is to employ multithreaded architectures - such as the IBM Cyclops-64 (C64) chip that integrates large number of hardware thread units, main memory banks and communication hardwares on a single chip. A cellular supercomputer is being developed based on a 3D connection of the C64 chips. This paper introduces our design, implementation, and evaluation of the Cyclops Datagram Protocol (CDP) for the IBM C64 multithreaded architecture and the C64 supercomputer system. CDP is inspired by the TCP/IP protocol and its design is very simple and compact. The implementation of CDP leverages the abundant hardware thread-level parallelism provided by the C64 multithreaded architecture.; The main contributions of this paper are: (1) We have completed a design and implementation of CDP that is used as the fundamental communication infrastructure for the C64 supercomputer system. It connects the C64 back-end to the front-end and forms a global uniform namespace for all nodes in the heterogeneous C64 system; (2) On a multithreaded architecture like C64, the CDP design and implementation effectively exploit the massive thread-level parallelism provided on the C64 hardware, achieving good performance scalability; (3) CDP is quite efficient. Its Pthread version can achieve around 90% channel capacity on the Gigabit Ethernet, even it is running at the user-level on a single processor machine; (4) Extensive application test cases are passed and no reliability problems have been reported.
機(jī)譯:新興的大規(guī)模多核芯片設(shè)計(jì)的趨勢是采用多線程體系結(jié)構(gòu)-例如IBM Cyclops-64(C64)芯片,該芯片在單個芯片上集成了大量的硬件線程單元,主存儲庫和通信硬件。正在基于C64芯片的3D連接開發(fā)蜂窩超級計(jì)算機(jī)。本文介紹了我們針對IBM C64多線程體系結(jié)構(gòu)和C64超級計(jì)算機(jī)系統(tǒng)的Cyclops數(shù)據(jù)報(bào)協(xié)議(CDP)的設(shè)計(jì),實(shí)現(xiàn)和評估。 CDP受到TCP / IP協(xié)議的啟發(fā),其設(shè)計(jì)非常簡單和緊湊。 CDP的實(shí)現(xiàn)利用了C64多線程體系結(jié)構(gòu)提供的豐富的硬件線程級并行性。本文的主要貢獻(xiàn)是:(1)我們已經(jīng)完成了CDP的設(shè)計(jì)和實(shí)現(xiàn),該CDP用作C64超級計(jì)算機(jī)系統(tǒng)的基本通信基礎(chǔ)結(jié)構(gòu)。它將C64后端連接到前端,并為異構(gòu)C64系統(tǒng)中的所有節(jié)點(diǎn)形成一個全局統(tǒng)一的命名空間。 (2)在C64之類的多線程體系結(jié)構(gòu)上,CDP設(shè)計(jì)和實(shí)現(xiàn)有效地利用了C64硬件上提供的海量線程級并行性,實(shí)現(xiàn)了良好的性能可擴(kuò)展性; (3)CDP非常有效。它的Pthread版本即使在單處理器計(jì)算機(jī)上以用戶級別運(yùn)行,也可以在千兆位以太網(wǎng)上實(shí)現(xiàn)約90%的通道容量。 (4)通過了廣泛的應(yīng)用測試案例,并且未報(bào)告任何可靠性問題。

著錄項(xiàng)

  • 作者

    Gan, Ge.;

  • 作者單位

    University of Delaware.;

  • 授予單位 University of Delaware.;
  • 學(xué)科 Engineering Electronics and Electrical.
  • 學(xué)位 M.S.
  • 年度 2007
  • 頁碼 58 p.
  • 總頁數(shù) 58
  • 原文格式 PDF
  • 正文語種 eng
  • 中圖分類 無線電電子學(xué)、電信技術(shù);
  • 關(guān)鍵詞

相似文獻(xiàn)

  • 外文文獻(xiàn)
  • 中文文獻(xiàn)
  • 專利
獲取原文

客服郵箱:kefu@zhangqiaokeyan.com

京公網(wǎng)安備:11010802029741號 ICP備案號:京ICP備15016152號-6 六維聯(lián)合信息科技 (北京) 有限公司?版權(quán)所有
  • 客服微信

  • 服務(wù)號